A USER NON-VOLATILE MEMORY INTERFACE MEGAFUNCTION

Background of the Invention

[0001] This invention is directed to programmable logic devices ("PLD"). More particularly, this invention is related to communications between a memory block and other portions of the PLD or communications between a memory block on a PLD and other electronic devices.

[0002] A programmable logic device ("PLD") is a programmable integrated circuit that allows a user, using software control, to program particular logic functions the circuit will perform. When an integrated circuit manufacturer supplies a typical programmable logic device, it is not yet capable of performing any specific function. The user, in conjunction with software supplied by the manufacturer or created by the user or an affiliated source, can program the PLD to perform a particular function or functions required by the user's application. The PLD then can function in a larger system designed by the user just as though dedicated logic chips were employed.

[0003] As used herein PLDs include complex PLDs ("CPLDs"), programmable array logic ("PALs"), programmable logic arrays ("PLAs"), field PLAs ("FPLAs"), erasable PLDs ("EPLDs"), electrically erasable PLDs ("EEPLDs"), logic cell arrays ("LCAs"), field programmable gate arrays ("FPGAs").

A1271

[0004]   In addition to the general purpose circuitry typically included in the architecture of a PLD, PLDs may also include various types of special-purpose circuitry, referred to as functional blocks. Examples of such
5   special-purpose circuitry are microprocessor circuitry, digital signal processing (DSP) circuitry, memory blocks, etc.

[0005] Because PLDs are typically designed to satisfy any of a wide range of needs, it may also be desirable for any
10   special-purpose circuitry that is included to also have some flexibility with regard to the functions it can perform. For example, in the case of a user non-volatile memory block, it may be desirable to provide multiple interface protocols and allow the user to select the
15   desired protocol. Additionally, it may be desirable to have such flexibility while minimizing the circuitry needed to provide the multiple interface protocols.

Summary of the Invention

[0006] The present invention is directed to a
20   programmable logic device having a non-volatile memory where a portion of the non-volatile memory is user accessible. A megafunction provides the electronic circuit designer with interface protocol options for the user accessible portion of the non-volatile memory block
25   on a programmable logic device. A megafunction is a pre-designed, pre-verified parameterized implementation of system-level functions which reduces the customer's design task to custom logic surrounding such commonly used system-level functions. The circuitry associated with the
30   selected interface is then programmed into the programmable logic device.

[0007] By providing the user with the option of selecting the desired interface protocol, the designer now has the flexibility of choosing from a variety of interface protocols in use today. Additionally, only the circuitry

5 associated with the selected interface protocol is then programmed on the PLD device. Thus, the designer has the flexibility of selecting from multiple interfaces while minimizing the circuitry needed to provide such flexibility.

10 Brief Description of the Drawings

[0008] The above and other advantages of the invention will be apparent upon consideration of the following detailed description, taken in conjunction with the accompanying drawings, in which like reference characters

15 refer to like parts throughout, and in which:

[0009] FIG. 1 shows a schematic overview of a programmable logic device 100 incorporating the present invention;

20

[0010] FIG. 2 presents an example window from a graphical user interface that may be used with the UNVM megafunction;

25 [0011] FIG. 3 presents a system for using a plug-in and associated wizard interface in accordance with one embodiment of this invention;

[0012] FIG. 4 shows a GUI window where the user has

30 selected to use the raw UNVM interface for the memory block in accordance with an embodiment of the invention;

[0013]   FIG. 5 is a schematic illustration of raw UNVM
interface When the user selects to use the raw UNVM
interface, the plug-in manager further presents the user
with window 601 (FIG. 6) in accordance with an embodiment

5   of the invention;

[0014]   FIG. 6 is an illustration of a second GUI window
presented to a user when the user selects the raw UNVM
interface in accordance with one embodiment of this

10   invention;

[0015]   FIG. 7 shows a window where the user has selected
to use a parallel interface for a memory block in
accordance with an embodiment of the invention;

15
[0016]   FIG. 8 shows the parallel interface schematic in
accordance with an embodiment of the invention;

[0017]   FIG. 9 is an illustration of a second GUI window

20   presented to a user when the user selects the parallel
interface in accordance with one embodiment of this
invention;

[0018]   FIG. 10 shows a window where the user has selected

25   to use the Synchronous Serial Interface ("SPI") for a
memory block in accordance with an embodiment of the
invention;

[0019]   FIG. 11 is a schematic illustration of the SPI

30   interface in accordance with an embodiment of the
invention;

[0020] FIG. 12 shows a window where the user has selected to use the I^{2}C interface for a memory block in accordance with an embodiment of the invention;

5 [0021] FIG. 13 is a schematic illustration of the I^{2}C interface in accordance with an embodiment of the invention;

[0022] FIG. 14 is an illustration of a second GUI window
10 presented to a user when the user selects the I^{2}C interface in accordance with one embodiment of this invention;

[0023] FIG. 15 illustrates a data processing system
15 incorporating the programmable logic device of this invention.

Detailed Description of the Invention

[0024]   FIG. 1 shows a schematic overview of a
20 programmable logic device 100 incorporating the present invention. Device 100 includes the programmable core 40, periphery region 20, a non-volatile memory block 10, and a VIO interface block 60. Device 100 may include additional VIO blocks not shown in the figure. Some embodiments also
25 include an interface block 30. Interface block 30 is used to communicate signals between the memory 10 and the programmable core 40. In embodiments not including the interface block 30, the VIO interface block 60 is used to communicate signals between memory block 10 and
30 programmable core 40. The periphery region 20 includes input/output elements, phase-locked loop circuitry, power bus segments and the like.

[0025] Programmable logic core 40 includes a plurality of logic elements 50 disposed on the device in a two-dimensional array of intersecting rows and columns of such

5   regions. Logic elements 50 include programmable registers, preferably flip-flops. Logic elements 50 may further include look-up tables or universal logic blocks, pterms, carry and cascade chains and other circuitry to perform various functions of the programmable logic

10 device. In some embodiments, a plurality of logic elements in the array may be grouped to form logic array blocks.

[0026] Non-volatile memory block 10 includes two regions.

15 Region 70 is used to store configuration data for device 100. Memory block 10 also includes a region 80. Region 80 is dedicated to storing user information and is accessible to the user through the core at any time that the chip is not performing configuration related

20 operations such as download, ISC or test. Preferably, to avoid haphazard changes to the chip configuration, the access to region 70 is blocked while the user accesses region 80. Memory 10 also includes a raw UNVM interface (shown in FIG. 2) for controlling the memory circuitry.

25 This interface is wrapped with the UNVM megafunction to map the raw UNVM interface to a user's desired interface.

[0027] FIG. 2 presents an example window from a graphical user interface that may be used with the UNVM

30 megafunction. The plug-in associated with the UNVM megafunction provides a wizard that prompts the electronic designer to specify the interface protocol and parameters associated with each interface protocol. A wizard is generally any software that assists a user in completing a

task such as filling out a form or template. Here, the wizard presents the user with options for selecting the interface protocol and specifying the parameters associated with that interface protocol.

5

[0028] As shown in FIG. 2, a window 205 is displayed during use of the UNVM interface plug-in once the designer has selected the use of the user non-volatile memory. Window 205 gives the user/developer the option of choosing

10 one of several types of interface protocols 210. Preferably, the user may select from the following interface protocols: None, Parallel, I^2C and Synchronous Serial Peripheral Interface (SPI). Additional interface protocols may include a 3-wire interface of the type

15 provided by Altera Corporation of San Jose, California. Yet another additional interface protocol may be a 3-wire compatible interface of the type provided my Atmel Corporation of San Jose, California. Other interface protocols not shown are also contemplated by the

20 invention.

[0029] In response to the interface protocol 210 selected, the user is further prompted to specify the memory type in window 220, the memory configuration in

25 window 230, the mode in window 240 and the Page Write size in window 250. Further, window 205 includes a symbol representation 260 that presents the parameterized megafunction in a schematic form that depicts the user selected parameter values. Symbol representation 260 also

30 indicates the inputs and outputs for the selected interface.

[0030] Window 220 prompts the user to select a memory type. Preferably, the memory types available to the user

include a 2K memory or a 4K memory. Window 230 prompts
the user to select a memory configuration for the selected
interface protocol. Preferably, the available memory
configurations are selected from the following: 1 Kbits:
5   64x16, 1 Kbits: 128x8, 2 Kbits: 128x16, 2 Kbits: 256x8 or
4 Kbits: 256x16. In window 240, the user can select the
mode for the selected interface protocols. Preferably,
the modes are read only or read/write. Window 250 allows
the user to specify the size of the Page Write.
10 Preferably, the available page sizes include 8 bytes, 16
bytes, or 32 bytes.

[0031] Finally, window 205 includes four buttons 270.
These buttons allow the user/developer to cancel the
15 process, move to a previous page of the wizard, move to a
next page of the wizard, and complete the use of the
wizard.

[0032] It may be convenient in some cases to present the
20 wizard options in multiple pages (separate control
windows). Another page of the UNVM interface wizard might,
for example, give the user/developer the option of
specifying the name of the file containing the memory
initialization data (see FIG. 9) or to specify the initial
25 memory content (see FIG 6). To move between these various
pages of the wizard, the user simply clicks on the "back"
or "next" buttons. When the user is satisfied with his or
her selections for the megafunction, he or she selects the
"finish" button 270. This causes the plug-in to package
30 the user's settings and provide them to a plug-in manager
that further processes the user selections and makes them
available to a compiler.

[0033] FIG. 3 presents a system for using a plug-in and associated wizard interface in accordance with one embodiment of this invention. As shown, system 301 includes an EDA environment 303 including a compiler that
5   compiles user designs comprising Hardware Description Language schematic blocks, timing constraints, floor plans, etc. EDA environment 303 may make use of megafunctions such as UNVM megafunction 305 during compilation of a user's design. For this to occur, the
10 user must somehow specify that megafunction 305 is integrated in his or her design.

[0034] In accordance with this invention, UNVM megafunction 305 is associated with a wizard plug-in 307
15 that presents the user/developer with various options for assigning values to pertinent parameters or otherwise constraining the functioning of UNVM megafunction 305. As noted above, a plug-in such as plug-in 307 may present a graphical user interface, such as window 205 depicted in
20 FIG. 2. Plug-in 307 plugs into a plug-in manager 309. Manager 309 is able to launch the wizard associated with plug-in 307 when a user/developer makes use of UNVM megafunction 305. It may accomplish this by locating the appropriate plug-in for the UNVM megafunction in the
25 user's file system.

[0035] During operation, the wizard associated with plug-in 307 presents the user/developer with various options for constraining megafunction 305. The user's selections
30 are saved during the process and packaged in a "parameter file" 311 when the user finishes the process. In FIG. 3 parameter file 311 is denoted by the extension ".cnx". File 311 may include parameter information, custom symbol information, connection information, and the like. The

custom symbol information may specify the appearance of the symbol for a schematic editor used by environment 303.

[0036] Note that many design environments allow users to edit their designs with a schematic editing tool operating on a schematic depiction of the design in progress. The custom symbol information for the UNVM interface shown in FIG. 2 may include symbol 260. The connection information in parameter file 311 specifies the user-selected types of connections to various ports of megafunction 305. For example, file 311 may specify connections to the "si", "sck", "ncs" and "so" signals where the megafunction is providing connectivity using an SPI protocol.

[0037] Parameter file 311 is provided to plug-in manager 309, which takes that information and creates a wrapper file 313 associated with megafunction 305. Essentially, wrapper file 313 is a top-level design file that may be viewed as enveloping megafunction 305. Preferably wrapper file 313 is in HDL format. Wrapper file 313 houses all the parameters that the user selected in window 205 of FIG. 2.

[0038] Note that in this example plug-in manager 309 is tightly integrated with EDA environment 303. This integration is not necessary as manager 309 may be provided as a separate "stand-alone" application design to run in conjunction with a particular design environment.

[0039] FIG. 4 shows the window 205 where the user has selected to use the raw UNVM interface for the memory block 10 (FIG. 1). The raw UNVM interface is shown in FIG. 5. The raw UNVM interface uses 12 pins for communicating with the programmable core 40. When the

user selects this option, the UNVM megafunction calls out
the raw UNVM WYSIWYG to the user. The user can then
produce a custom interface design to allow communication
between the raw UNVM WYSIWYG and outside logic. When the
5   user selects to use the raw UNVM interface, the plug-in
manager further presents the user with window 601 (FIG.
6). In window 601, the user can choose to specify the
initial memory content 610 or leave the memory blank 620.

10   **[0040]** FIG. 7 shows the window 205 where the user has
selected to use a parallel interface 710 for the memory
block 10. FIG. 8 shows the parallel interface schematic.
This interface allows parallel communication between the
memory block 10 and outside logic. Once the Read, Write
15   or Erase request is asserted, the outside logic is free to
do other operations while the data inside memory 10 is
being retrieved, written or erased independently. While
the data is being retrieved from UNVM, written to UNVM, or
erased in UNVM, the interface is not available to respond
20   to any further requests. Additionally, the Read, Write,
and Erase operations cannot be asserted at the same time.
If this happens, the interface will not process any of the
requests. A window 910 (FIG. 9) associated with window
205 further prompts the user to specify the file
25   containing the memory initialization data.

[0041] FIG. 10 shows the window 205 where the user has
selected to use the Synchronous Serial Interface ("SPI")
for the memory block 10. The SPI interface is shown in
30   FIG. 11. Generally, SPI interfaces have a Master or Slave
device where the Master device initiates service request
and the Slave device responds to the service request.
Preferably, the interface for memory block 10 is
configured as a Slave device.

[0042] The SPI interface has 4 pins: Serial Data Input (SI) and Serial Data Output (SO) to serially receive or transmit data. Serial Data Clock (SCK) is the clock signal produced from the Master device to synchronize the data transfer. Data will be input to the Slave device through SI at positive clock edge of SCK. While the data output from the Slave device through SO at negative clock edge of SCK. nCS is the active low signal. When nCS is asserted, the current device is selected by the Master device from the other end of the SPI bus for service. When nCS is not asserted, the SI and SCK ports are blocked from receiving signals from the Master Device.

[0043] FIG. 12 shows the window 205 where the user has selected to use the I^2C interface for the memory block 10. The I^2C interface is shown in FIG. 13. The I^2C uses only two wires for communication: Serial Clock (SCL) and Serial Data (SDA) where both lines are bidirectional. Preferably, the SDA port is replaced by SDAI, SDAO, and SDAOE ports. SDAI port is used to receive input data, SDAO port is used to transmit output data, SDAOE port is the output enable to regulate input to SDAI and output from SDAO. Preferably, ports SDAI, SDAO, and SDAOE are connected to a single IO pin that acts as an SDA pin.

[0044] The I^2C interface also has Master and Slave devices. Preferably, the I^2C is configured as a Slave device. Preferably, the Master devices generate clock signals on the SCL line for communication on the I^2C interface. Preferably, SCL is an input, Data will be input to Slave device through SDAI at the positive clock edge of SCL, data will be output from the Slave device through SDAO at the negative clock edge of SCL. A window

1401 (FIG. 14) gives a user the option of specifying the memory content or leaving the memory content blank.

[0045] FIG. 15 illustrates a programmable logic device 100 of this invention in a data processing system 1502. Data processing system 1502 may include one or more of the following components: a processor 1504; memory 1506; I/O circuitry 1508; and peripheral devices 1510. These components are coupled together by a system bus 1520 and are populated on a circuit board 1530 which is contained in an end-user system 1540.

[0046] System 1502 can be used in a wide variety of applications, such as computer networking, data networking, instrumentation, video processing, digital signal processing, or any other application where the advantage of using programmable or reprogrammable logic is desirable. Programmable logic device 10 can be used to perform a variety of different logic functions. For example, programmable logic device 10 can be configured as a processor or controller that works in cooperation with processor 1504.

[0047] Programmable logic device 100 may also be used as an arbiter for arbitrating access to a shared resource in system 1502. In yet another example, programmable logic device 100 can be configured as an interface between processor 1504 and one of the other components in system 1502. It should be noted that system 1502 is only exemplary, and that the true scope and spirit of the invention should be indicated by the following claims.

[0048] The foregoing description of specific embodiments of the invention has been presented for the purposes of

A1271

illustration and description. It is not intended to be
exhaustive or to limit the invention to the precise form
described. Many modifications and variations are possible
in light of the teachings above. The embodiments were
5   chosen and described in order to best explain the
principles of the invention and its practical applications
to thereby enable others skilled in the art to best
utilize the invention in various embodiments and with
various modifications as are suited to the particular use
10   contemplated.